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Abstract—The trend in next-generation switched-mode power
supplies will lead to modular, scalable solutions which deliver
power efficiently over a wide range of operation. This paper
details a new approach to introduce more advanced control
features like phase-alignment and frequency synchronization
into such scalable solutions. While these methods have been
incorporated into multi-phase converters in the past, they all
require the distribution of information among the individual con-
verters. In distributed solutions, dedicated communication signals
have been used to share this information. An advantage of the
proposed method is that it does not require such communication
signals between the individual power supplies and is therefore
fully scalable and cost effective. Perturbances generated by the
switching actions of the individual converters on the common
input/output voltage are used by each converter to harvest
information about the switching actions of its counterparts.
An algorithm is proposed to align the individual phases and
synchronize the switching frequencies based on this information.
This allows a reduction of input/output capacitor ripple currents,
similar to techniques used in multi-phase designs. Experimental
results for an FPGA prototype implementation are presented.
Index Terms—DC-DC power conversion, digital control, phase-
alignment, frequency synchronization.
I. INTRODUCTION
While today’s power supplies are typically custom-made to
fit application requirements, such as output power, a trend to
use simple, cost-effective building blocks is clearly evident.
With the integration of FETs, drivers and control into a single
IC package, each building block delivers a certain amount of
output power. A number of these blocks can be connected in
parallel to fulfil the application requirements. This leads to a
topology with multiple independent power supplies connected
in parallel, commonly referred to as “scalable power supplies.”
The parallel connection of power supplies (Fig. 1), or the
use of multi-phase converters (interleaved phases), provides
several benefits such as an increase in effective switching
frequency, reduced ripple voltage, improved transient perfor-
mance and improved efficiency [1]–[5]. Conversely, issues not
present in stand-alone converters arise [6]–[8]. For example,
converters can act as load on each other, compromising system
stability and performance. Consequently, techniques to avoid
these issues have been developed, referred to as “current
sharing schemes,” where the load current is shared among the
different converters improving system performance, efficiency
and life-time [9]–[13]. Another problem arising is beating
of the switching signals between the individual converters,
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caused by differences in the actual switching frequencies. In
practice, this requires clock synchronization schemes as any
discrepancy between the individual frequencies (caused by
component variation, different operation conditions, etc.) will
accumulate over time [5].
To resolve these issues, an approach is presented which
introduces phase alignment and frequency synchronization into
distributed power supplies without the requirement for ded-
icated communication signals between the individual power
converters. The paper is organized as follows: In Section II, a
brief overview of existing parallel power converters is given.
In Section III the proposed system is outlined. In the following
section, the phase alignment problem is analyzed and a new
alignment algorithm is proposed. Implementation details for
an FPGA prototype system are also given. In Section V,
the algorithm is reviewed for frequency synchronization. This
is followed by experimental results in Section VI. A final
discussion concludes the paper.
II. PARALLEL POWER CONVERTERS
A. Benefits and issues
With reference to Fig. 1, the benefits of the parallelization
of buck converters can be explained via the summation of
the individual inductor currents at the common nodes, i.e.
input/output voltage. For an ideal system with N converters,
the resulting waveform is identical to the waveform of a
single power converter operating at N -times the switching
frequency of the individual converters. This results in reduced
capacitor ripple current/voltage (due to ripple cancelation),
faster transient performance and the possible reduction of the
passive components [14], [15].
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Figure 2. Overview of parallelization concepts.
the individual inductor currents at the common nodes, i.e.
input/output voltage. For an ideal system with N converters,
the resulting waveform is identical to the waveform of a
single power converter operating at N -times the switching
frequency of the individual converters. This results in reduced
capacitor ripple current/voltage (due to ripple cancellation),
faster transient performance and the possible reduction of the
passive components [8].
In a uniform system optimal ripple cancellation can be
obtained with an ideal current distribution, i.e. uniformly
distributed currents in time and magnitude. Therefore, all
converters are operated at equal inductor currents (current
sharing) and the individual switching actions are distributed
uniformly over time (phase alignment). Consequently, the
phase shift for N converters is set to a value of ϕ = 360
◦
N .
However, the advantages can only be fully exploited if
phase alignment and current matching can be guaranteed at all
times. While phase alignment is relatively simple for centrally
controlled systems, current matching can be challenging in
practice due to mismatch of the converters impedances, lack
of fast current control loops and sensitivity/noise issues in the
current sensing [9]. For distributed systems, phase alignment
and current sharing is more challenging and generally utilizes
communication lines between the individual components [10]–
[12].
With the lack of a common clock domain, distributed sys-
tems generally require clock synchronization schemes. While
all signals in the central controller are synchronous to one
single clock source, the individual controllers in a distributed
system are typically driven by their individual clock sources,
e.g. internal RC oscillators. Even the smallest differences
in the operation frequencies accumulate over time and lead
to drifting of the clocks (and the switching cycles of the
individual power supplies) relative to each other. This creates
unfavourable effects, such as current beating, which are not
acceptable in practice. To avoid these, clock synchronization
schemes are used to synchronize the timing of the individual
power converters with the use of dedicated communication
lines, and hence remove the negative effects.
B. System architectures
To use advanced features in conjunction with parallel power
supplies, different concepts have been investigated in the past
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Figure 3. Multi-phase solution with central power controller (Cat. 1).
which can be classified with two different criteria (illustrated in
Fig. 2). The physical domain describes the physical connection
between the individual units and includes
1) multi-phase systems with central controllers,
2) parallel power supplies with communication between
them via dedicated communication signals and,
3) independent, parallel power supplies.
The logical system architectures can be divided into two
different types, i.e.
1) master-slave systems (including “master-only” systems)
and,
2) master-less systems.
The first and simplest solution (Cat. 1) is the use of a central
controller which controls all switches of all connected phases
(Fig. 3). In this case, phase alignment between the individual
switching signals is trivial as the central controller has all the
information required, i.e. the total number of phases and the
switching period. With only a single clock domain present in
the system, clock synchronization is not required. On the other
hand, these systems suffer from scalability issues as the central
controller has to generate the respective switch control signals
for all converters. This restricts PCB design as all signals need
to be connected to the central IC. Also, the central controller
is a single point of failure as it is mandatory for the operation
of the system.
In an alternative system architecture (Cat. 2 in Fig. 2),
the central controller is split into individual controllers; one
for each power supply/converter. These individual controllers
share information between each other via dedicated commu-
nication signals (Fig. 4). Depending on the logical operation,
these designs can be further divided into two sub-categories,
i.e. master-slave (2a) and master-less systems (2b).
Master-slave systems (Cat. 2a in Fig. 2) are functionally
similar to systems with central controllers where the physical
implementation of the central controller is split into separate
ICs; typically one IC per converter. One controller, either a
dedicated central controller or alternatively one of the existing
controllers, acts as a master with all other controllers referred
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faster transient performance and the possible reduction of the
passive components [8].
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sharing) and the individual switching actions are distributed
uniformly over time (phase alignment). Consequently, the
phase shift for N converters is set to a value of ϕ = 360
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However, the advantages can only be fully exploited if
phase alignment and current matching can be guaranteed at all
times. While phase alignment is relatively simple for centrally
controlled systems, current matching can be challenging in
practice due to mismatch of the converters impedances, lack
of fast current control loops and sensitivity/noise issues in the
current sensing [9]. For distributed systems, phase alignment
and current sharing is more challenging and generally utilizes
communication lines between the individual components [10]–
[12].
With the lack of a common clock domain, distributed sys-
tems generally require clock synchronization schemes. While
all signals in the central controller are synchronous to one
single clock source, the individual controllers in a distributed
system are typically driven by their individual clock sources,
e.g. internal RC oscillators. Even the smallest differences
in the operation frequencies accumulate over time and lead
to drifting of the clocks (and the switching cycles of the
individual power supplies) relative to each other. This creates
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1) multi-phase systems with central controllers,
2) parallel power supplies with communication between
them via dedicated communication signals and,
3) independent, parallel power supplies.
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The first and simplest solution (Cat. 1) is the use of a central
controller which controls all switches of all connected phases
(Fig. 3). In this case, phase alignment between the individual
switching signals is trivial as the central controller has all the
information required, i.e. the total number of phases and the
switching period. With only a single clock domain present in
the system, clock synchronization is not required. On the other
hand, these systems suffer from scalability issues as the central
controller has to generate the respective switch control signals
for all converters. This restricts PCB design as all signals need
to be connected to the central IC. Also, the central controller
is a single point of failure as it is mandatory for the operation
of the system.
In an alternative system architecture (Cat. 2 in Fig. 2),
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differe t types, i.e.
1) master slave syste s (includi g “master-only” systems)
and,
2) master-less systems.
The first and simplest solution (Cat. 1) is the use of a central
controller which controls all switches of all connected phases
(Fig. 3). In this case, phase alignment between the individual
switching igna s is trivial as the central con roller has all the
inform tion required, i.e. the total number of phases and the
switching p iod. With only a single clock domain present in
the system, clock synchronizati is not requir d. On the other
hand, these systems suffer from scalability issues as th central
controller has to gen rate th respective switch control signals
for all converters. This restricts PCB design as all sign ls need
to be connected to the c ntral IC. Also, the central controller
is a single point of failure as it i mandatory f r the op ration
of the ystem.
I an alternative yst m architecture (Cat. 2 in Fig. 2),
the central con roll r is split into individual controllers; one
for e ch power supply/converter. These individual co trollers
share informa ion between each other via dedicated mmu-
n catio signals (Fig. 4). Depending on the logical operation,
these designs can be further divided into two sub-categories,
i.e. master-slave (2a) and master-less systems (2b).
Master-s ave systems (Cat. 2a in Fig. 2) are functionally
similar to syst m with e tral controll rs where the physical
implementation f th c ntral ontroller is split in o separate
ICs; ypically one IC per converter. O e controller, either a
dedicated ce tral controller o alternatively one of the existing
controllers, acts as a m ster wi h a l other controllers referred
to as slaves. The master provides all the features that require
central control or information. The slaves provide the features
that require ly information about the respective power
supply. For example, the master can act as a clock ef rence
so that all slaves a synchroniz to t. Phas alignment or
current sharing c n also be provided by the mast r so that
the individual slaves do not require complex control systems.
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to as slaves. The master provides all the features that require
central control or information. The slaves provide the features
that require only information about the respective power
supply. For example, the master can act as a clock reference
so that all slaves can synchronize to it. Phase alignment or
current sharing can also be provided by the master so that
the individual slaves do not require complex control systems.
For example in [10], the master provides one common voltage
loop while each slave implements its individual current loop
(following the master’s current reference). However, master-
slave systems suffer from similar drawbacks as systems with
central controllers, e.g. the master is a single point of failure.
Additionally, two different power supplies types, i.e. master
and slave, can lead to increased production and maintenance
costs. This issue has been addressed with systems where
identical hardware for master and slave is used and the
actual functionality is configured dynamically during start-
up. A digital implementation of such as system has been
presented in [11] where the analog voltage control loop has
been replaced with a digital equivalent.
In contrast, in master-less systems (Cat. 2b in Fig. 2) all
power supplies are identical (in hardware and functionality).
A master is not required for their operation. The individual
converters share signals between each other to implement
advanced control features, such as phase alignment and fre-
quency synchronization, via dedicated communication lines.
In [12], a master-less control system has been proposed
which enables the implementation of phase alignment and
phase-sequencing via a dedicated communication line. During
start-up, the system determines the number of phases and
uses this information during normal operation. However, the
required communication line is a limitation of the system. With
the individual supplies connected in a chain-like fashion, it
restricts PCB layout and compromises fault tolerance. Also
hot-plugging is not supported by this particular system. In [1],
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[3], analog master-less control systems have been presented
which implement phase alignment via analog communication
lines. Each converter feeds a current into a common wire
and uses the voltage generated by the sum of the individual
currents across a known impedance as feedback. This feedback
voltage allows the individual power supplies to synchronize
their switching frequencies and align their respective switching
actions with the use of voltage controlled oscillators (VCOs).
The third system architecture listed in Fig. 2 (Cat. 3)
are systems without any communication signals between the
individual power converters. While such systems have been
implemented with current sharing features, such as droop-
current sharing [13], [14], phase alignment has not been
implemented to date.
III. OPERATIONAL OVERVIEW
The proposed system consists of multiple independent
power supplies connected to the same input/output voltage
(Fig. 1). Each power supply is controlled by an independent
digital core (Fig. 5). All converters, including the digital cores,
are identical and hence are suitable for scalable solutions. The
digital core can be embedded into existing integrated solutions
leading to a single chip implementation incorporating FETs,
drivers and control.
With reference to Fig. 5, the digital core integrates a
standard digital control loop with a new block implementing
the phase alignment technique proposed in this paper. The
analog-to-digital converter (ADC) converts output voltage and
inductor current into the digital domain. A digital control law
uses this information to compute the duty cycle for the digital
pulse width modulator (DPWM) which controls the power
switches. The focus of this paper is on the additional phase
alignment block, which implements the features detailed in
the following sections. The block is able to adapt the phase
alignment of the individual power supplies relative to each
other and therefore interacts with the DPWM block.
IV. PHASE ALIGNMENT
A. Optimal phase distribution
Before defining the optimal distribution of the switching
actions, i.e. the phase alignment, it is first necessary to in-
vestigate the influence of phase alignment on different system
parameters. Two signals are of specific interest, namely the
Fig. 4. Multi-converter solution with chain/star communication line (Cat. 2).
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identical hardware for master and slave is used and the
actual function lity is configured dynamically during start-
up. A digital implementation of such a sy tem has been
presented in [21] wher the analog voltage control loop has
been replaced with a digital equivalent.
In contrast, in master-less systems (Cat. 2b in Fig. 2) all
power supplies are identical (in hardware and functionality).
A master is not required for their operation. The individual
converters share signals between each other to implement
advanced control features, such as phase alignment and fre-
quency synchronization, via dedicated communication lines.
If one of the controllers in a master-less system fails only
o e converter fails, whereas if the central controller in a
centrally controlle (Cat. 1) system fails all of the converters
fail. In [22], a master-less control system has bee proposed
which enables the implementation of p ase alignment and
phase-sequencing via a dedicated communication line. During
start-up, t e system determines the nu ber of phases and
uses this information during normal operation. However, the
required communication line is a limitation of the system. With
the individual supplies connected in a chain-like fashio , it
restricts PCB layout and compromises fault tolerance. Also
hot-plugging is n t supported by this particular system. In [3],
[5], analog master-less control systems have been presented
which implement phase alignment via analog communication
lines. Each converter feeds a current into a common wire
and uses the v ltage generated by the s m of the individual
currents across a known impedance as feedback. This feedback
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[3], analog master-less control systems have been presented
which implement phase alignment via analog communication
lines. Each converter feeds a current into a common wire
and uses the voltage generated by the sum of the individual
currents across a known impedance as feedback. This feedback
voltage allows the individual power supplies to synchronize
their switching frequencies and align their respective switching
actions with the use of voltage controlled oscillators (VCOs).
The third system architecture listed in Fig. 2 (Cat. 3)
are systems without any communication signals between the
individual power converters. While such systems have been
implemented with current sharing features, such as droop-
current sharing [13], [14], phase alignment has not been
implemented to date.
III. OPERATIONAL OVERVIEW
The proposed system consists of multiple independent
power supplies connected to the same input/output voltage
(Fig. 1). Each power supply is controlled by an independent
digital core (Fig. 5). All converters, including the digital cores,
are identical and hence are suitable for scalable solutions. The
digital core can be embedded into existing integrated solutions
leading to a single chip implementation incorporating FETs,
drivers and control.
With reference to Fig. 5, the digital core integrates a
standard digital control loop with a new block implementing
the phase alignment technique proposed in this paper. The
analog-to-digital converter (ADC) converts output voltage and
inductor current into the digital domain. A digital control law
uses this information to compute the duty cycle for the digital
pulse width modulator (DPWM) which controls the power
switches. The focus of this paper is on the additional phase
alignment block, which implements the features detailed in
the following sections. The block is able to adapt the phase
alignment of the individual power supplies relative to each
other and therefore interacts with the DPWM block.
IV. PHASE ALIGNMENT
A. Optimal phase distribution
Before defining the optimal distribution of the switching
actions, i.e. the phase alignment, it is first necessary to in-
vestigate the influence of phase alignment on different system
parameters. Two signals are of specific interest, namely the
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voltage allows the individual power supplies to syn hronize
their switching f equencies nd alig their respective switching
actions with the use of voltage controlled scillators (VCOs).
The third system archit cture listed in Fig 2 (Cat. 3) is the
master-less ind pendent architecture. This architecture s an
alternative to convent on l master-less architectures, with the
advantage at th re is no requirement to route c mmunication
signals between the power s pplie in the PCB design. While
such systems have been i plemented with current sharing
features, such as droop-current sharing [23], [24], phase align-
m nt, which leads to a reduction of input/output capacitor
ipple currents, has not been impleme ted o date.
III. OPERATIONAL OVERVIEW
The proposed system consists of multiple independent
power supplies connected to the sa e in ut/output voltage
(Fig. 1). Each pow r supply is controlled by an independ nt
digital core (Fig. 5). All converters, including the igital cores,
are identical and hence are suitable for scalable solutions. The
digital ore can be emb dded into exi ting integrated solutions
leading to a single chip implementation incorporating FETs,
drivers and control.
With reference to Fig. 5, the digital core integrates a
standa d digital c ntrol loop with a new block implementing
the phase alignment technique proposed in this paper. The
analog-to-digital converter (ADC) converts output voltage and
induct r current i to he digital d main. A digital control law
uses this information to compute the duty cycle f r he digital
pulse width modulator (DPWM) which ontrols the power
switches. The focus of this paper is on the additional phase
alignment block, whic impl ments the features detailed in
the following sections. The block is abl o adapt th phase
alignment of the individual power supplies relativ to each
other and ther fore inter cts ith the DPWM block.
IV. PHASE ALIGNMENT
A. Optimal phase distribution
Before defining the optimal distribution of the switching
acti ns, i.e. the p ase alignment, it is first necessary to in-
vestigate the influence of phase alignment on different system
parameters. Two signals are of specific interest, namely the
output capacitor ripple current and the input capacitor ripple
current. The output capacitor ripple current (Fig. 6) is a direct
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output capacitor ripple current and the input capacitor ripple
current. The output capacitor ripple current (Fig. 6) is a direct
function of the phase relationship of the converters, but is
independent of the actual inductor current level, i.e. the current
distribution. On the other hand, the input capacitor ripple
current is subject to the inductor current distribution and the
“overlapping” of the switching pulses. With reference to Fig. 7,
this can be explained by the fact that only the magnitude of
the current pulses contributes to the RMS value, while their
position in time/phase has no influence as long as the pulses
do not overlap.
For any current distribution, the optimal phase distribution
can be expressed as the distribution with the best ripple
compensation, i.e. the smallest RMS ripple currents. As ac-
knowledged in the literature, the optimal phase distribution
for an equal inductor current distribution is a uniform pattern
with equal phase shift between the converters.
Note that the system considered does not utilize an equal
current distribution scheme. As a result, the lowest possible
input ripple current cannot be achieved under all operation
conditions. However, ripple cancellation can still be used to
reduce ripple currents and hence improve system performance.
One possible solution is to measure the RMS capacitor rip-
ple current and to realign the converters to minimize the ripple
current. While this theoretically results in an optimal phase
distribution, the required design is rather complex. Oversam-
pling techniques or analog measurement circuits are required
to enable real RMS measurement of the small ripple current.
Complex optimization techniques are required to determine
the optimal distribution. This increases design complexity
significantly and also requires communication signals.
A good design trade-off between complexity and benefits is
to consider a system without RMS measurement. Instead of a
complex measurement and optimization process, the convert-
ers are aligned with equal phase shift, similar to an ideal sys-
tem, even with a non-equal current distribution present. This
allows a significant reduction in ripple currents, both input
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and output, without requiring large implementation overhead
or computation power. However, the minimal achievable input
ripple cannot be as low as in a system with uniform current
distribution and fully optimized phase alignment.
Note that the capacitors in power systems are designed for
the worst-case, i.e. maximum output current. For this operation
point, the current is shared uniformly between the converters
by the current sharing scheme, so that the considered uniform
phase alignment is optimal. For any other operation point, the
input ripple current is below the maximum value regardless of
the actual output current.
With the desired phase relationship established, two prob-
lems remain unsolved: Firstly, how can information about the
other converters in the system be obtained without commu-
nication lines present? Secondly, what optimization algorithm
can be used and how can it be implemented effectively?
As the proposed system is of a distributed nature and has
no communication signals between the individual converters,
the only common signals are the input and the output voltage
(Fig. 1). Each switching action of the power switches results in
perturbance of these voltages which can be quantified as ripple
voltage, voltage spikes, resistive voltage drops, etc. All these
effects have a common denominator, i.e. a fixed relationship
with the switching action. Therefore, the voltage perturbances
can be used to detect the switching of the converters with-
out the need for dedicated communication signals. As the
perturbance of the input voltage is generally larger than the
perturbance of the output voltage, the input voltage has been
chosen as an information source. The circuitry required to
extract this switching information from the input voltage is
detailed in Subsection IV-C.
B. Principle operation of the phase alignment algorithm
For a uniform phase distribution, the time differences be-
tween the switching events of the individual converters are
equal. While the absolute duration varies with the number of
converters, the equality remains constant. This is the basis for
the phase alignment algorithm presented.
With reference to Fig. 8 and without loss of generality,
the proposed phase-alignment principle is shown for a two
converter system. With information about the switching events
Fig. 6. Output ripple current cancelation.
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output capacitor ripple current and the input capacitor ripple
current. The output capacitor ripple current (Fig. 6) is a direct
function of the phase relationship of the converters, but is
independent of the actual inductor current level, i.e. the current
distribution. On the other hand, the input capacitor ripple
current is subject to the inductor current distribution and the
“overlapping” of the switching pulses. With reference to Fig. 7,
this can be explained by the fact that only the magnitude of
the current pulses contributes to the RMS value, while their
position in time/phase has no influence as long as the pulses
do not overlap.
For any current distribution, the optimal phase distribution
can be expressed as the distribution with the best ripple
compensation, i.e. the smallest RMS ripple currents. As ac-
knowledged in the literature, the optimal phase distribution
for an equal inductor current distribution is a uniform pattern
with equal phase shift between the converters.
Note that the system considered does not utilize an equal
current distribution scheme. As a result, the lowest possible
input ripple current cannot be achieved under all operation
conditions. However, ripple cancellation can still be used to
reduce ripple currents and hence improve system performance.
One possible solution is to measure the RMS capacitor rip-
ple current and to realign the converters to minimize the ripple
current. While this theoretically results in an optimal phase
distribution, the required design is rather complex. Oversam-
pling techniques or analog measurement circuits are required
to enable real RMS measurement of the small ripple current.
Complex optimization techniques are required to determine
the optimal distribution. This increases design complexity
significantly and also requires com unication signals.
A good design trade-off between complexity and benefits is
to consider a system without RMS measurement. Instead of a
co plex measurement and optimization process, the convert-
ers are aligned with equal phase shift, similar to an ideal sys-
tem, even with a non-equal current distribution present. This
allows a significant reduction in ripple currents, both input
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and output, without requiring large i plementation overhead
or computation power. However, the minimal achievable input
ripple cannot be as low as in a system with uniform current
distribution and fully optimized phase alignment.
Note that the capacitors in power systems are designed for
the worst-case, i.e. maximu output current. For this operation
point, the current is shared uniformly between the converters
by the current sharing scheme, so that the considered uniform
phase alignment is optimal. For any other operation point, the
input ripple current is below the maximum value regardless of
the actual output current.
With the desired phase relationship established, two prob-
lems remain unsolved: Firstly, ho can information about the
other converters in the system be obtained without commu-
nication lines present? Secondly, what optimization algorithm
can be used and how can it be implemented effectively?
As the proposed system is of a distributed nature and has
no communication signals between the individual converters,
the only common signals are the input and the output voltage
(Fig. 1). Each switching action of the power switches results in
perturbance of these voltages which can be quantified as ripple
voltage, voltage spikes, resistive voltage drops, etc. All these
effects have a common denominator, i.e. a fixed relationship
with the switching action. Therefore, the voltage perturbances
can be used to detect the switching of the converters with-
out the need for dedicated communication signals. As the
perturbance of the input voltage is generally larger than the
perturbance of the output voltage, the input voltage has been
chosen as an information source. The circuitry required to
extract this switching information from the input voltage is
detailed in Subsection IV-C.
B. Principle operation of the phase alignment algorithm
For a uniform phase distribution, the time differences be-
tween the switching events of the individual converters are
equal. While the absolute duration varies with the number of
converters, the equality remains constant. This is the basis for
the phase alignment algorithm presented.
With reference to Fig. 8 and without loss of generality,
the proposed phase-alignment principle is shown for a two
converter system. With information about the switching events
Fig. 7. Input ripple current cancelation.
function of the phase relationship of the converter , but is
independent of the actual inductor current level, i. . the current
distributio . On the other hand, the input capacitor ripple
current is subject to the inductor current distribution and th
“overlapping” of he switching pulses. Wi h reference to Fig. 7,
this can be explain d by the fact that only th magnitude of
t e current pulses contributes to the RMS value, while their
position i time/phase has no influence as long as the puls s
d not overlap.
For any current distribution, the optimal phase distribution
can be expressed as the distribution with the be ripple
ompensation, i. . the smalle RMS ripple currents. As ac-
knowl dged in the literature, he optimal phase di tribution
for an equal inductor current distribution is a uniform patter
with equal phase shift between the converters.
Note that the system considered d es not utilize an equal
current distrib tio s heme. As a result, the lowest ossible
input ripple c rr t cannot be achi ved under all o erating
conditions. However, ripple cancelation ca still be used to
reduc ripple currents a d h nce imp ove system performance.
One possible method of reducing ripple curr nts is to
measure the RMS capaci or ripple current and to realign
the converters to m nimiz the ripple current. Whil this
theore ically r ults in an optimal phase d stribution, the
required design is rather co plex. Oversa p ing techniques
or analog measurement circuits are required to enable real
RMS measurement of the small ripple curre t. Complex
opti iz tion techniques are required to determine the optimal
distribution. This increases d sign complexity significantly and
also requires communication signals.
A good d sign trade-off between complexity and benefits is
to consider a system without RMS measurement. I stead of a
co plex measureme t and optimization process, the convert-
ers are ligned with equal phase shift, simila to an ideal sys-
tem, even with a non-equal current distribution present. This
allows a significant reduction in ripple currents, both input
and output, without requiring large implementation overhead
or computation power. However, the minimal achievable input
ripple cannot be as low as in a system with uniform current
distribution and fully optimized phase alignment.
Note that the capacitors in power systems are designed for
the worst-case, i.e. maximum output current. For this operation
point, the current is shared uniformly between the converters
by the current sharing scheme, so that the considered uniform
phase alignment is optimal. For any other operation point, the
input ripple current is below the maximum value regardless of
the actual output current.
With the desired phase relationship established, two prob-
lems remain unsolved. Firstly, how can information about the
other converters in the system be obtained without commu-
nication lines present. Secondly, what optimization algorithm
can be used and how can it be imple ented effectively.
As the proposed system is of a distributed nature and has
no c mm ication signals between the individual con rters,
the nly common signals ar the input nd the output voltage
(Fig. 1). E ch switching actio of the pow r witches results i
perturbance of th se voltages whic can be quantified as ipple
v ltage, voltag spikes, sistive voltage drops, etc. All these
effects hav a com on denominator, i.e. a fixe lationship
with the switchi g action. Therefore, the v ltage perturbances
can b used to detect the switching of the conv rte s with-
out the need for dedicated communicati n signals. As t
pert rbanc of th input volt ge i gener lly larg r than the
p rturbance of the output voltage, the input voltage has been
chosen as an information source. The circuitry required to
extract this witchi g informati n from the input voltage is
detail d in Section IV-C.
B. Principle operation of the phase alignment algorithm
For a uniform phase distributio , the time differences be-
tw en the switching events of the indivi ual converters r
equal. While the absolute time duration between switching
events varies with the number of converters, the equality
rem ins c nstant. Thi is the basis for the hase alignm nt
algorithm presented.
Wi reference to Fig. 8 and without loss of generality, the
proposed phase-alignment principle is shown for a two con-
verter syst m. With information abo t the switchi g events of
th convert rs gathered from the input voltage, the duratio be-
tween two switching events can b determined. Each convert r
wait until the ext sw tching a tion after its own sw tching
action and then starts measuring the duration between that
switching action and its own action (t1). It then measures the
duration between its own w tch ng action and th following
actio ( 2). The objecti of the algorithm is to equaliz thes
time intervals to achiev a uniform phase distribution. To
balance these intervals and he ce align he switching actions,
t converters use small chang in the actual switching
frequenci s for single switching cycles. When the switching
frequencie of the convert rs a e marginally different, the
respective switching actions drift ag inst each other, i.e. their
phase alignment changes. As a result, a switching action can
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output capacitor ripple current and the input capacitor ripple
current. The output capacitor ripple current (Fig. 6) is a direct
function of the phase relationship of the converters, but is
independent of the actual inductor current level, i.e. the current
distribution. On the other hand, the input capacitor ripple
current is subject to the inductor current distribution and the
“overlapping” of the switching pulses. With reference to Fig. 7,
this can be explained by the fact that only the magnitude of
the current pulses contributes to the RMS value, while their
position in time/phase has no influence as long as the pulses
do not overlap.
For any current distribution, the optimal phase distribution
can be expressed as the distribution with the best ripple
compensation, i.e. the smallest RMS ripple currents. As ac-
knowledged in the literature, the optimal phase distribution
for an equal inductor current distribution is a uniform pattern
with equal phase shift between the converters.
Note that the system considered does not utilize an equal
current distribution scheme. As a result, the lowest possible
input ripple current cannot be achieved under all operation
conditions. However, ripple cancellation can still be used to
reduce ripple currents and hence improve system performance.
One possible solution is to measure the RMS capacitor rip-
ple current and to realign the converters to minimize the ripple
current. While this theoretically results in an optimal phase
distribution, the required design is rather complex. Oversam-
pling techniques or analog measurement circuits are required
to enable real RMS measurement of the small ripple current.
Complex optimization techniques are required to determine
the optimal distribution. This increases design complexity
significantly and also requires communication signals.
A good design trade-off between complexity and benefits is
to consider a system without RMS measurement. Instead of a
complex measurement and optimization process, the convert-
ers are aligned with equal phase shift, similar to an ideal sys-
tem, even with a non-equal current distribution present. This
allows a significant reduction in ripple currents, both input
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and output, without requiring large implementation overhead
or computation power. However, the minimal achievable input
ripple cannot be as low as in a system with uniform current
distribution and fully optimized phase alignment.
Note that the capacitors in power systems are designed for
the worst-case, i.e. maximum output current. For this operation
point, the current is shared uniformly between the converters
by the current sharing scheme, so that the considered uniform
phase alignment is optimal. For any other operation point, the
input ripple current is below the maximum value regardless of
the actual output current.
With the desired phase relationship established, two prob-
lems remain unsolved: Firstly, how can information about the
other converters in the system be obtained without commu-
nication lines present? Secondly, what optimization algorithm
can be used and how can it be implemented effectively?
As the proposed system is of a distributed nature and has
no communication signals between the individual converters,
the only common signals are the input and the output voltage
(Fig. 1). Each switching action of the power switches results in
perturbance of these voltages which can be quantified as ripple
voltage, voltage spikes, resistive voltage drops, etc. All these
effects have a common denominator, i.e. a fixed relationship
with the switching action. Therefore, the voltage perturbances
can be used to detect the switching of the converters with-
out the need for dedicated communication signals. As the
perturbance of the input voltage is generally larger than the
perturbance of the output voltage, the input voltage has been
chosen as an information source. The circuitry required to
extract this switching information from the input voltage is
detailed in Subsection IV-C.
B. Principle operation of the phase alignment algorithm
For a uniform phase distribution, the time differences be-
tween the switching events of the individual converters are
equal. While the absolute duration varies with the number of
converters, the equality remains constant. This is the basis for
the phase alignment algorithm presented.
With reference to Fig. 8 and without loss of generality,
the proposed phase-alignment principle is shown for a two
converter system. With information about the switching events
Fig. 8. Phase alignment principle.
be shifted forward relative to other (static) switching actions
if the respective switching period is shortened. Conversely, it
can be shifted backwards with a longer switching cycle.
One advantage of this algorithm is its simplicity in imple-
mentation. The algorithm can run in the background without
influencing the control loop or system performance. Addition-
ally during steady-state (when all power supplies have been
aligned properly), the duration of the time interval between
the switching cycles of the two converters can be compared
to the total switching cycle to obtain the number of converters.
Note that the different power converters will not be aligned
during start-up of the system as the converters can have any
arbitrary phase relationship. This leads to an increased output
voltage ripple until proper alignment is reached. The input
voltage ripple is also higher, but is still significantly below
the level expected during maximum load operation. Even if the
syste does not have proper phase alignment during start-up,
this is not a concern for two reasons: (a) the input capacitors
are defined by the maximum output current ( ith proper phase
alignment assumed), and (b) the system does not start up with
maximum output power. To add, applications today use power-
good signals so that the power supply can indicate stable
output voltage to the load prior to the demand for output
power.
C. Implementation
The implementation of the phase alignment algorithm and
the integration into an existing control loop is relatively
straightforward and takes place in two domains. Analog cir-
cuitry is required to acquire the switching information from
the input voltage of the existing power co verters. A digital
block is integrated into the existing digital control core and
implements the control logic required by the phase alignment
algorithm. A small modification of the DPWM is introduced
to enable an extension/reduction of the switching period. The
algorithm runs in parallel to the existing control loop without
influencing the latter.
In order to extract the switching events from the voltage
perturbance, analog filtering and a conversion into the digital
domain is required. This can be done in several different
of the converters gathered from the input voltage, the duration
between two switching events can be determined. Each con-
verter measures the duration between the previous switching
action and its own action (t1) and the duration between its
own action and the following action (t2). The objective of
the algorithm is to equalize these time intervals to achieve
a uniform phase distribution. To balance these intervals and
hence align the switching actions, the converters use small
changes in the actual switching frequencies for single switch-
ing cycles. When the switching frequencies of the converters
are marginally different, the respective switching actions drift
against each other, i.e. their phase alignment changes. As
a result, a switching action ca be shifted forward relative
to other (static) switching actions if the respective switching
period is shortened. Conversely, it can be shifted backwards
with a longer switching cycle.
One advantage of this algorithm is its simplicity in imple-
mentation. The algorithm can run in the background without
influencing the control loop or system performance. Addition-
ally during steady-state (when all power supplies have been
aligned properly), the duration of the time interval between
two converters can be compared to the total switching cycle
to obtain the number of converters.
Note that the different power converters will not be aligned
during start-up of the system as the converters can have any
arbitrary phase relationship. This leads to an increased output
ripple voltage ripple until proper alignment is reached. The
input voltage ripple is also higher, but is still significantly
below the level expected during maximum load operation.
Even if the system does not have proper phase alignment
during start-up, this is not a concern for two reasons: (a)
the input capacitors are defined by the maximum output
current (with proper phase alignment assumed), and (b) the
system does not start up with maximum output power. To add,
applications today use power-good signals so that the power
supply can indicate stable output voltage to the load prior to
the demand for output power.
C. Implementation
The implementation of the phase alignment algorithm and
the integration into an existing control loop is relatively
straight-forward and takes place in two domains. Analog
circuitry is required to acquire the switching information from
the input voltage of the existing power converters. A digital
block is integrated into the existing digital control core and
implements the control logic required by the phase alignment
algorithm. A small modification of the DPWM is introduced
to enable an extension/reduction of the switching period. The
algorithm runs in parallel to the existing control loop without
influencing the latter.
In order to extract the switching events from the voltage
perturbance, analog filtering and a conversion into the digital
domain is required. This can be done in several different ways.
The circuit implemented in the prototype system is detailed in
Fig. 9 and consists of an AC coupling of the input voltage and
a comparator. The AC coupling removes the DC component
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Figure 10. Digital implementation of phase detection/alignment block.
of the input voltage and feeds the high-frequency perturbance
into the input of the comparator. The signal at the output of
the compensator changes its value when a perturbance in the
input voltage of the power stage is detected. While discrete
components have been used for experimental verification,
integration into an ASIC is also possible.
In the digital core, the output of the comparator (E) is time-
discretized with the system operation clock and used as an
input for the phase alignment logic. Two control signals are
generated indicating a need for a left-shift or a right-shift of
the converter’s switching action. These signals are fed into the
DPWM block and are used to extend or shorten the switching
period by one LSB, resulting in a phase shift. This allows a
maximum shift of one LSB per switching cycle which has
proven sufficient in practice.
With reference to Fig. 10, the implementation of the al-
gorithm comprizes of three logic blocks. The event detection
block provides digital filtering of the comparator output and
and identifies the switching events. The control logic block, a
small finite-state-machine (FSM), controls the overall process.
The measurement of the time intervals is performed with an
up-/down-counter which allows a direct measurement of the
time difference. The counter counts up during t1 and counts
down during t2. Two digital comparators assess the sign of
the difference using a predefined tolerance band (±) which
acts as a zero-error-bin for the optimization. If the counter
value is positive, i.e. t1 > t2, the phase switches “too late”. In
this case, a left-shift of the switching action will improve the
Fig. 9. AC coupling circuit.
of th converters gathered from the input voltage, the duration
b tween two switching eve ts can be determined. Each co -
verter measures the duration between the previous s itching
action and its own action (t1) nd the duration between its
own action and the following action (t2). The objective of
the algorithm is to equalize these time intervals to chieve
a uniform phase distribution. T balance these intervals and
hence align the switching actions, the converters use small
changes in the actual switching frequencies f r single switch-
ing cycles. When the switching frequ ncies of the converters
re marginally different, the res ective switchi g actions drift
gainst each othe , i e. their phas al gnment changes. As
a result, a switching action ca be s ifted forward relative
to other (static) switching actions if the respective switching
period is shortened. Convers ly, it can be shifted backwards
with a longer switching cycle.
One advantage of this algorithm is its simplicity in imple-
mentatio . T algorithm can run in th background with ut
influenci th control loop or system p rformance. Addition-
lly during steady-state (when all power supplies hav b
aligned properly), the duration of the time interval between
two convert rs can be compared to the total switching cycle
to obtain the number of converters.
Note that the different power converters will not be ligned
during start-up of the system as the converters can have any
arbitrary phase relationship. This le ds to a increased output
ripple lt ri l until proper alignment is reached. The
input voltag ripple is also higher, but is still significantly
below the level xpect d during maximum load operatio .
Eve if the system does not have proper phase lignment
during start-up, this is not a concern for two reasons: (a)
the i put capacitors are defined by the aximum output
curr nt (with proper phase alignment assumed), and (b) the
system d es n t start up with maximum output power. To add,
ap licatio s today use power-good signals so that the p wer
supply c indicate stable output voltage to the load prior to
the demand for output power.
C. Implementation
The implementation of the phase alignment algorithm and
the integration into an xisting control lo p is relatively
straight-forward and t kes plac in two domains. Analog
circuitry is required to acquire the switching information from
the input voltage of the existing power converters. A digital
block is integrated into the existing digital control core and
implements the control logic required by the phase alignment
algorithm. A small modificati f t DPWM is intr uced
to enable an extension/r duction of the switching period. The
algorithm runs in parallel to the existing control loop without
influencing the latter.
In order to extract the switching events from the voltage
perturbance, analog filtering and a co version into the digital
domain is requir d. This can b done in several differ nt ways.
The circuit implemented in the prototype system is det il d in
Fig. 9 and consists of an AC coupling of the input voltage and
a comparator. The AC coupling removes the DC component
C1 R1
Vss
R2
−
+
E
Vcomp
Vin
Figure 9. AC coupling circuit.
Event
Detection Up/Down Counter
> ǫ< −ǫ
Control Logic
PWM
E
cor long
cor short
pa
t
de
t
is neg
is pos
st
a
rt/
st
o
p
di
re
ct
io
n
Figure 10. Digital implementation of phase detection/alignment block.
of the input voltage and feeds the high-frequency pert rbance
into the input f t e comparator. The signal at the output of
the compensat r c anges its v lue wh n a perturbance in th
input voltage of the power stage is detected. While discrete
components have been used for experimental verification,
integration into an ASIC is also possible.
In the digital cor , the output of the compar tor (E) is time-
discretized with the system operation cl ck and used as an
input for the phase alignment logic. Two c ntrol signals are
generated indicating a need for a l ft-shift or right-shift of
the converter’s switching acti n. These signals are fed into the
DPWM block and are used to extend or shorten the switching
period by one LSB, resulting in a phase shift. This allows a
maximum shift of one LSB per switching cycle which has
proven sufficient in practice.
With reference to Fig. 10, the implementation of the al-
gorithm comprizes of thre lo ic blocks. The event detection
block provides digital filtering of the comparator output and
and ide tifies the switching events. The control logic bl k, a
small finite-stat -machine (FSM), controls th overall process.
The measurement of the time intervals is performed with an
up-/down-counter which allows a direct measurement of the
time difference. The counter counts up during t1 and counts
down duri g t2. Two digital comparators assess the sign of
the difference using a predefin d tolerance band (±) which
acts as a zero- rror-bin for the optimization. If the counter
value is positive, i.e. t1 > t2, the phase switches “too late”. In
this case, a left-shift of the switching action will improve the
Fig. 10. Digital implementation of phase detection/alignment block.
ways. The circuit implemented in the prototype system is
detailed in Fig. 9 and consists of an AC coupling of the
input voltage and a comparator. The AC coupling removes
the DC component of the input voltage and feeds the high-
frequency perturbance into the input of the comparator. The
signal at the output of the comparator changes its value when a
perturbance in the input voltage of the power stage is detected.
While discrete components have been used for experimental
verification, integration into an ASIC is also possible.
In the digital core, the output of the comparator (E) is time-
discretized with the system operation clock and used as an
input for the phase alignment logic. Two control signals are
generated indicating a need for a left-shift or a right-shift of
the converter’s switching action. These signals are fed into the
DPWM block and are used to extend or shorten the switching
period by one LSB, resulting in a phase shift. This allows a
maximum shift of one LSB per switching cycle which has
proven sufficient in practice.
With reference to Fig. 10, the implementation of the al-
gorithm comprises of three logic blocks. The event detection
block provides digital filtering of the comparator output and
identifies the switching events. The control logic block, a
small finite-state-machine (FSM), controls the overall process.
The measurement of the time intervals is performed with an
up-/down-counter which allows a direct measurement of the
time difference. The counter counts up during t1 and counts
down during t2. Two digital comparators assess the sign of
6the difference using a predefined tolerance band (±) which
acts as a zero-error-bin for the optimization. If the counter
value is positive, i.e. t1 > t2, the phase switches “too late”. In
this case, a left-shift of the switching action will improve the
phase alignment and is therefore performed by a reduction
of the next DPWM cycle by one LSB. Consequently if the
counter value is negative, i.e. t1 < t2, the next DPWM cycle
is extended by one LSB.
As the proposed technique utilizes the perturbance on the
input voltage signal, the noise on this signal should be also
taken into account. To remove permanent jitter in the phase
relationships, due to noise on the input signal, several different
methods have been explored. As already detailed, a zero-
error-bin is used to reduce hysteretic jitter. However, the
zero-error-bin should not be chosen too large, as it also sets
the minimum achievable phase difference. The algorithm will
perform better under heavy load conditions than under light
load conditions, due to larger voltage perturbances on the
input voltage, thus enabling easier detection of switching
events. The technique is therefore suited to large inductor
currents, which are typical in multiphase or parallel converter
systems. The algorithm could potentially be enabled during
heavy loads and then remain fixed under light load conditions
to prevent sub-optimal alignment under light load. A small
black-out window is integrated into the event detection logic
which suppresses the possible redetection of a switching event
directly after its first detection (caused by effects such as
ringing). In the presence of extensive noise, an averaging of the
corrective actions has proven beneficial. Instead of changing
the DPWM period directly after one corrective action has
been identified by the control logic, it is only changed when
multiple consecutive correction actions have been detected.
This removes the influence of corrections based on misleading
events, but slows down the alignment process.
V. FREQUENCY SYNCHRONIZATION
A common issue with the use of parallel power converters
is the mismatch in switching frequencies. In practice, this
issue can be observed in all systems with independent power
supplies due to unavoidable tolerances, and has to be addressed
with additional synchronization schemes. Conversely, if all
phases are controlled by one single digital core, frequency
matching is not an issue. Unlike sub-optimal phase alignment
which leads to enlarged RMS ripple currents, mismatch in the
switching frequencies results in input current beating which
adds additional stress on the input power system. The beat
frequency can be as low as a few Hertz as it is determined by
the difference between the actual switching frequencies. Such
low frequencies can cause problems in the respective input
power supplies and can lie within the audio range. On a cycle-
by-cycle basis, the mismatch in switching frequencies results
in an effect called “drifting,” where the switching actions shift
in relationship to each other. By design, the proposed system
can compensate for drifting as it realigns the converters during
run-time up to a maximum tolerance without any additional
modifications.
To calculate the maximum acceptable tolerance for the
proposed system, consider
∆T = δTsw , (1)
as the error introduced during each single switching cycle
due to the mismatch of the switching periods between two
converters. δ represents the tolerance of the switching cycle
which is typically the tolerance of the clock source and Tsw
the switching period. The phase alignment procedure allows a
maximum correction of the switching period by one DPWM
LSB during each cycle where a corrective action is performed.
However, as some (low pass) filtering is required by the signal
processing logic, only one switching period can be changed
during a certain number of switching periods, referred to as
NLP. Therefore, the maximum corrective adjustment is given
by
∆T =
1
NLP
1
2Nres
Tsw , (2)
where NLP is the number of switching periods between two
corrective actions and Nres the resolution of the DPWM in
bits. As a result, the maximum tolerance the system can
compensate can be calculated as
δmax =
1
NLP
1
2Nres
. (3)
For a typical system with a 9-bit DPWM and one corrective
action every ten switching periods (NLP = 10), a maximum
tolerance of 195 parts per million can be compensated for.
For comparison, the tolerance of typical quartz oscillators is
in the range of 10-100 parts per million. However due to
their cost, quartz oscillators are not used in digital power
converters. Instead RC oscillators prove sufficient in single
chip applications where all control signals are generated
synchronously within the chip. If RC oscillators are used
in distributed systems, clock synchronization is required to
compensate for frequency differences between the converters.
While this typically requires a separate communication line
and continuous resynchronization, the proposed scheme can
provide both without the need for an additional communication
line.
The tolerance limitation discussed is caused by the limita-
tion of the DPWM to change its switching frequency perma-
nently. If only phase alignment is required, i.e. the tolerance
is within the calculated range, a DPWM with a variation of
one LSB per cycle is sufficient for operation. It allows the
extension/reduction of a switching cycle by one LSB for a
switching cycle, but does not support a permanent change of
the switching frequency. Consequently, a small modification
of the DPWM is required to enable a permanent change in
order to compensate for larger tolerances. Note that if a change
of the switching cycle by one LSB is too coarse, alternative
methods need to be explored. Possible options are dithering
of the switching cycle or a modification of the controller’s
system clock via a VCO or PLL.
VI. EXPERIMENTAL VALIDATION
The proposed system has been implemented and assessed
in practice on two different platforms. The first system fea-
tures two parallel converters, while the second system uses a
7TABLE I
TECHNICAL DETAILS FOR THE EXPERIMENTAL CONVERTERS.
Input voltage 12 V
Output voltage 1.5 V
Inductance 680 nH
Total output capacitance 450 uF
Switching frequency 500 kHz
Output power 30 W
total of four. The technical specification of the experimental
converters is listed in Table I. Both systems are controlled
by an Altera DE2 evaluation board employing a Cyclone 2
FPGA to implement the two (resp. four) identical digital cores
required. In a commercial application, these cores would be
implemented on separate ICs.
The phase alignment principle for the prototype with two
converters is shown in Fig. 11 and Fig. 12. Fig. 11 shows an
arbitrary initial phase alignment prior to enabling the phase
alignment algorithm. The input voltage with the comparator
threshold for the first converter is shown above the switching
signals (S0, S1) of the two independent converters, along with
the comparator output (E0) and the digitally filtered equivalent
(Filtered E0) for the first converter (controlled by S0). The
comparator output of the second converter, E1, is omitted
for clarity here. On enabling the algorithm, the phases align
to 170 ◦ and remain at this alignment while the algorithm is
enabled. This is a difference of approx. 5% from the optimal
alignment (180 ◦) and proves sufficient in practice. Note that
the delay between the switching action and the digital data
stream is due to internal delays in the FPGA caused by
synchronization and processing. This delay does not affect
the loop performance as it has been internally compensated
for within the system. In Fig. 11 and Fig. 12 it can be seen
that the switching actions for different converters result in
different perturbances on the input voltage. This is due to
unequal current distribution, PCB layout and differences in the
parasitics of the converters’ components. It can also be seen
in Fig. 11 and Fig. 12 that the filtered comparator output may
detect only the rising edge or both the rising and falling edges
of another converter’s switching pulse. This depends on the
coupling of the input voltage between the converters, which
in turn varies depending on the current distribution and PCB
layout. This does not affect the performance of the algorithm
because it uses only one edge to measure the duration between
its own switching action and that of the next converter. The
digital logic initially waits until the first switching event after
its own switching action before starting to count. It then counts
up until it detects its own next switching action, ignoring all
other intermediate switching events. It subsequently counts
down until it again detects the next switching event. The timing
measurement is therefore accurate when only the rising edge
is detected or when both the rising and falling edges of the
next switching pulse are detected.
To investigate the practical scalability of the system, a
second prototype with four converters has been built using the
same technical specification as for the two converter system.
The respective phase alignment is shown in Fig. 13 where
each switching signal (S0, S1, S2, S3) is plotted above the
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Figure 11. Phase alignment for a two converter prototype prior to the enabling
of the proposed alignment algorithm.
alignment algorithm. The input voltage with the comparator
threshold is shown above the switching signals (S0, S1) of
the two independent converters, along with the comparator
output (E0), and the digitally filtered equivalent (Filtered S0),
for one of the two converters (controlled by S0). When the
algorithm is enabled, the phases align to 170◦. This is a
difference of approx. 5% from the optimal alignment (180◦)
and proves sufficient in practice. Note that the delay between
the switching action and the digital data stream is due to
internal delays in the FPGA caused by synchronization and
processing. It does not affect the loop performance as the
system has been internally compensated for.
To investigate the practical scalability of the system, a
second prototype with four converters has been built using the
same technical specification as for the two converter system.
The respective phase alignment is shown in Fig. 13 where
each switching signal (S0, S1, S2, S3) is plotted above the
respective comparator output (E0, E1, E2, E3). The resulting
phase alignment is not optimal as not all converters are able
to extract sufficient information from the input voltage. There-
fore, three converters (controlled by S0, S1, S2) optimize their
phase alignment assuming a three converter system (which
they in fact do considerably well). The fourth converter is not
taken into account. However, even if the result is not optimal,
it is stable which is more important in practice than achieving
an optimal result. This is due to the fact that each converter
optimizes its respective switching action in such a way that
it is centered between the switching events detected. Two
main reasons for the sub-optimal information extraction have
been identified: (a) the input voltage of the fourth converter
(controlled by S3) is not coupled sufficiently with the top
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Figure 12. Phase alignment for a two converter prototype after enabling of
the proposed alignment algorithm.
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Figure 13. Resulting phase alignment for a four converter prototype.
two converters (due to the PCB layout) and (b) a simple AC
coupling circuit is used in the prototype. An optimization of
the coupling circuitry will improve the performance of the
coupling filter, allow for better extraction of the switching
events, and hence improve the resulting phase alignment.
VII. CONCLUSIONS
An approach for digital control of independent, parallel
power supplies suitable for today’s independent, scalable
power converters has been presented. It has been shown that
phase alignment and frequency synchronization without the
need for additional communication lines between individual
converters is possible. Perturbances generated by the switching
actions of the converters on the common input voltage are
used by each individual converter to harvest information about
its counterparts. An algorithm has been proposed which uses
this information to align the switching actions of the different
converters without requiring excessive hardware resources.
The proposed algorithm has been analysed, implemented and
tested on two prototype systems. Good phase alignment is
achieved, particularly for the two converter prototype. It is
expected that an optimization of the coupling circuitry will
further enhance the performance.
Fig. 11. Phase align t for a two converter prototype prior to the enabling
of the proposed alignment algorithm.
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alignment algorithm. The input voltage with the comparator
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the two independent converters, along with the comparator
output (E0), and the digitally filtered equivalent (Filtered S0),
for one of the two converters (controlled by S0). When the
algorithm is enabled, the phases align to 170◦. This is a
difference of approx. 5% from the optimal alignment (180◦)
and proves sufficient in practice. Note that the delay between
the switching action and the digital data stream is due to
internal delays in the FPGA caused by synchronization and
processing. It does not affect the loop performance as the
system has been internally compensated for.
To investigate the practical scalability of the system, a
second prototype with four converters has been built using the
same technical specification as for the two converter system.
The respective phase alignment is shown in Fig. 13 where
each switching signal (S0, S1, S2, S3) is plotted above the
respective comparator output (E0, E1, E2, E3). The resulting
phase alignment is not optimal as not all converters are able
to extract sufficient information from the input voltage. There-
fore, three converters (controlled by S0, S1, S2) optimize their
phase alignment assuming a three converter system (which
they in fact do considerably well). The fourth converter is not
taken into account. However, even if the result is not optimal,
it is stable which is more important in practice than achieving
an optimal result. This is due to the fact that each converter
optimizes its respective switching action in such a way that
it is centered between the switching events detected. Two
main reasons for the sub-optimal information extraction have
been identified: (a) the input voltage of the fourth converter
(controlled by S3) is not coupled sufficiently with the top
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two converters (due to the PCB layout) and (b) a simple AC
coupling circuit is used in the prototype. An optimization of
the coupling circuitry will improve the performance of the
coupling filter, allow for better extraction of the switching
events, and hence improve the resulting phase alignment.
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power supplies suitable for today’s independent, scalable
power converters has been presented. It has been shown that
phase alignment and frequency synchronization without the
need for additional communication lines between individual
converters is possible. Perturbances generated by the switching
actions of the converters on the common input voltage are
used by each individual converter to harvest information about
its counterparts. An algorithm has been proposed which uses
this information to align the switching actions of the different
converters without requiring excessive hardware resources.
The proposed algorithm has been analysed, implemented and
tested on two prototype systems. Good phase alignment is
achieved, particularly for the two converter prototype. It is
expected that an optimization of the coupling circuitry will
further enhance the performance.
Fig. 12. Phase alignment for a two converter prototype after enabling of the
proposed alignment algorithm.
respective comparator output (E0, E1, E2, E3). It should be
noted that because the converters are independent, with no
communication lines between them as illustrated in Fig. 1, they
only have access to their own detection signal e.g. converter 0
has only access to E0, not E1, E2 or E3. The resulting phase
alignment is not optimal as not all converters are able to extract
sufficient information from the input voltage. Therefore, three
converters (controlled by S0, S1, S2) optimize their phase
alignment assuming a three converter system (which they in
fact do considerably well). The fourth converter is not taken
into account. However even if the result is not optimal, it is
stable which in practice is more important. This is due to
the fact that each converter optimizes its respective switching
action in such a way that it is centered between the switching
events detected.
Two main reasons for the sub-optimal infor ation extrac-
tion have been identified. Firs ly, the input voltage of the fourth
converter (controlled by S3) is not cou led sufficiently with
the top two converters due to unequal current distribution,
which is in turn due to the current distribution scheme used
[1] (and indirectly due to PCB layout). This reason is further
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alignment algorithm. The input voltage with the comparator
threshold is shown above the switching signals (S0, S1) of
the two independent converters, along with the comparator
output (E0), and the digitally filtered equivalent (Filtered S0),
for one of the two converters (controlled by S0). When the
algorithm is enabled, the phases align to 170◦. This is a
difference of approx. 5% from the optimal alignment (180◦)
and proves sufficient in practice. Note that the delay between
the switching action and the digital data stream is due to
internal delays in the FPGA caused by synchronization and
processing. It does not affect the loop performance as the
system has been internally compensated for.
To investigate the practical scalability of the system, a
second prototype with four converters has been built using the
same technical specification as for the two converter system.
The respective phase alignment is shown in Fig. 13 where
each switching signal (S0, S1, S2, S3) is plotted above the
respective comparator output (E0, E1, E2, E3). The resulting
phase alignment is not optimal as not all converters are able
to extract sufficient information from the input voltage. There-
fore, three converters (controlled by S0, S1, S2) optimize their
phase alignment assuming a three converter system (which
they in fact do considerably well). The fourth converter is not
taken into account. However, even if the result is not optimal,
it is stable which is more important in practice than achieving
an optimal result. This is due to the fact that each converter
optimizes its respective switching action in such a way that
it is centered between the switching events detected. Two
main reasons for the sub-optimal information extraction have
been identified: (a) the input voltage of the fourth converter
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two converters (due to the PCB layout) and (b) a simple AC
coupling circuit is used in the prototype. An optimization of
the coupling circuitry will improve the performance of the
coupling filter, allow for better extraction of the switching
events, and hence improve the resulting phase alignment.
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power converters has been presented. It has been shown that
phase alignment and frequency synchronization without the
need for additional communication lines between individual
converters is possible. Perturbances generated by the switching
actions of the converters on the common input voltage are
used by each individual converter to harvest information about
its counterparts. An algorithm has been proposed which uses
this information to align the switching actions of the different
converters without requiring excessive hardware resources.
The proposed algorithm has been analysed, implemented and
tested on two prototype systems. Good phase alignment is
achieved, particularly for the two converter prototype. It is
expected that an optimization of the coupling circuitry will
further enhance the performance.
Fig. 13. Resulting phase alignment for a four converter prototype.
TABLE II
CURRENT DISTRIBUTION FOR THE FOUR-CONVERTER PROTOTYPE.
IOUT 35 A 40 A
IL0 10 A 10 A
IL1 11 A 10 A
IL2 9 A 11 A
IL3 5 A 9 A
justified by analysing the measured inductor currents of each
of the converters in Table II. It can be seen that the fourth
converter carries less current than the other three converters,
thus less switching noise is generated by the fourth converter.
This means that the fourth converter couples less switching
noise to the supply than the other three converters, which
makes it more difficult to be detected by the other converters.
The second reason for the sub-optimal information extraction
is that a simple AC coupling circuit is used in the prototype.
Optimizing the coupling circuitry will improve the perfor-
mance of the coupling filter, allow for better extraction of
the switching events, and hence improve the resulting phase
alignment.
Long PCB trac s would be necessary in a system with
a large number of converters, however attenuation of the
switching noise along these long traces would restrict the
number of converters that could use the proposed phase
alignment scheme. After optimizing the AC coupling circuitry,
further experimental work would be required to determine the
maximum number of converters to which the phase alignment
scheme could be applied. It is envisaged that the proposed
system would still be favoured to the centralised approach
for lower numbers of converters, where the elimination of a
single point of failure or the use of modular power supplies
were important design specifications.
VII. CONCLUSION
An approach for digital control of independent, parallel
power supplies suitable for today’s independent, scalable
power converters has been presented. It has been shown that
phase alignment and frequency synchronization without the
need for additional communication lines between individual
converters is possible. Perturbances generated by the switching
actions of the converters on the common input voltage are
used by each individual converter to harvest information about
its counterparts. An algorithm has been proposed which uses
this information to align the switching actions of the different
converters without requiring excessive hardware resources.
The proposed algorithm has been analyzed, implemented and
tested on two prototype systems. Good phase alignment is
achieved, particularly for the two converter prototype. It is
expected that optimizing the coupling circuitry will further
enhance the performance.
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